

Assignment-1

Name: Tahsin Raihan Robbani

ID: 22201344

Section: 7

Fall 2025 net A


Ans to the Q No-3

(a) (i)

S_1	S_0	Y
0	0	I_0
0	1	I_1
1	0	I_2
1	1	I_3

Logic function $Y = \bar{S}_1 \bar{S}_0 I_0 + \bar{S}_1 S_0 I_1 + S_1 \bar{S}_0 I_2 + S_1 S_0 I_3$

(ii)



③ From ① $Y = \bar{S}_1 \bar{S}_0 I_0 + \bar{S}_1 S_0 I_1 + S_1 \bar{S}_0 I_2 + S_1 S_0 I_3$

We know

1 AND operation 8 transistors needed (3Nmos + 3Pmos + 2 inverters)
 2 OR operation 8 transistors needed

Now for 4 AND terms $= 8 \times 4 = 32$

$\therefore$ number of transistors $= 32 + 8 = 40$


For the final inverter

Total number of transistors $= 40 + 2 = 42$


From ② we use transmission gates, so number of transistors $= 6 \times 2 = 12$

So in CMOS logic $= (42 - 12) = 30$ more transistors are needed.


(b) (i)



(ii)



(c)



$$V_x = 5V, V_y = 3V, V_2 = 3V, V_{dd} = 5V, V_{in} = 0.5V, |V_{th}| = 0.3V$$

Here,

$$V_1 = 5V = V_X$$

$$V_2 = (5 - 0.5)V = 4.5V$$

$$V_3 = (3 - 0.5)V = 2.5V$$

$$V_4 = V_Z = 3V \text{ as } r_{mon} \text{ will pass the } 3V$$

$V_5 = V_{dd} = 5V$ because M_7 is off $V_2 - V_1 = 3 - 3 = 0V$,
which is less than threshold so only M_6 pmos.


So,
Node voltages,

$$V_1 = 5V, V_2 = 4.5V, V_3 = 2.5V, V_4 = 3V, V_5 = 5V. \quad \text{Ans}$$

Spring 25

Ans to the Q No-3

(a) As 3 input NAND gate so $Y = \overline{A \cdot B \cdot C}$. It outputs a
0 only when all inputs are 1 otherwise it outputs 1.




b) Hence 1 in a Positive Level-DLatch. Here the input ~~transmission~~ transmission gate has its nmos ~~connected~~ connected to CLK and pmos to $\overline{\text{CLK}}$ meaning it passes data when $\text{CLK} = 1$ and the feedback loop is enabled when $\text{CLK} = 0$.

characteristic table:

clk	D	$Q(t+1)$
0	X	$Q(t)$ (Hold)
1	0	0
1	1	1

(c)



This is a positive edge triggered flip flop.

(d) Here, $V_{DD} = 4V$, $V_{in} = 0.2$ and $(V_{th}) = 0.2V$

An input signal passing through transmission gate is $0V$

So, $V_1 = 0V$

For V_2 gate voltage $0V$, the NMOS is cutoff and

PMOS is ON, so $V_2 = V_{DD} = 4V$

For $V_3 = (4 - 0.2)V = 3.8V$

$V_4 = (3.8 - 0.2)V = 3.6V$

$V_5 = 3.6 - 0.2 = 3.4V$

Now From PMOS to ON $V_5 - V_3 \geq |V_{th}|$ but $(3.4 - 3.8) = -0.4$

so it is not greater equal 0.2 . so PMOS will be

and $V_6 = \text{Floating (cutoff)}$

So,

$V_1 = 0V$, $V_2 = 4V$, $V_3 = 3.8V$, $V_4 = 3.6V$

$V_5 = 3.4V$, $V_6 = \text{Floating}$

Ans

Summa-25


Ans to the Q No-3

(a)

The scenario 1 in


a 3 input or gate. The equation is $Y = A + B + C$.
Implementing $Y = A + B + C$ with 2:1 mux

A	B	C	Y
0	0	0	0
0	0	1	1
0	1	0	1
0	1	1	1
1	0	0	1
1	0	1	1
1	1	0	1
1	1	1	1



(b) For scenario 2 the circuit in figure 1 is a D flip-flop. In figure 2 it can be seen that the Qd is copying data when the clock is low, so the D flip-flop is a negative edge triggered flip-flop and the device in figure 1 is a D latch. Two latches are used to build the D flip-flop that copies and holds data according to clock edge. The latch here is a negative level triggered latch as it copies D when clock is low.

(c) Draw a D latch using transmission gates.



(d)

Nmos transistor can produce good 0 but not 1. Nmos equation is $V_{gs} > V_T$. So for it to turn ON, V_{gs} has to be greater than V_T . So $V_s = V_g - V_T$. So we always get a less amount of voltage from the one provided. Thus it produces bad 1 and the overall voltage can be perfectly 0 which means transistor is off. No CMOS can produce good 0 but bad 1.

On the other hand Pmos transistor can produce good 1 but bad 0. In case of Pmos, $V_{sg} > |V_T|$, so $V_s = V_g + V_T$. So even if $V_g = 0$, $V_s = V_T$. As a result V_s can never be a proper 0, so it

will always have a most voltage. But if V_a is given,
proper amount of voltage V_{pg} becomes - .bigger as we are
adding V_t . Thus pmos produces good I but a bad O .